## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

## General Description

The MAX8716/MAX8717/MAX8757 are dual, stepdown, interleaved, fixed-frequency, switch-mode power-supply (SMPS) controllers with synchronous rectification. They are intended for main ( $5 \mathrm{~V} / 3.3 \mathrm{~V}$ ) and I/O power generation in battery-powered systems.
Fixed-frequency operation with optimal interleaving minimizes input ripple current from the lowest input voltages up to the 26 V maximum input. Optimal 40/60 interleaving allows the input voltage to go down to 8.3 V before duty-cycle overlap occurs, compared to $180^{\circ}$ out-of-phase regulators where the duty-cycle overlap occurs when the input drops below 10V.
Accurate output current limit is achieved using a sense resistor. Alternatively, power dissipation can be reduced using lossless inductor current sensing. Independent ON/OFF controls and power-good signals allow flexible power sequencing. Soft-start reduces inrush current, while soft-stop gradually ramps the output voltage down preventing negative voltage dips.
A low-noise mode maintains high light-load efficiency while keeping the switching frequency out of the audible range.
The MAX8716 is available in a 24 -pin thin QFN package, and the MAX8717/MAX8757 are available in a 28pin thin QFN package.

## Applications

2 to $4 \mathrm{Li}+$ Cell Battery-Powered Devices
Notebook and Subnotebook Computers
PDAs and Mobile Communicators
Main or I/O Power Supplies
Dual Mode is a trademark of Maxim Integrated Products, Inc.

Features

- Fixed 200kHz, 300kHz, or 500kHz Switching Frequency
- No Current-Sense Resistor Required
- 40/60 Optimal Interleaving
- Reduced Input-Capacitor Requirement
- 3.3V and 5V fixed or 1.0V to 5.5V Adjustable Outputs (Dual Mode ${ }^{\text {TM }}$ )
- 4V to 26V Input Range
- Independently Selectable PWM, Skip, and LowNoise Mode Operation
- Soft-Start and Soft-Stop
- 2V Precision Reference with 0.75\% Accuracy
- Independent Power-Good Outputs

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX8716ETG ${ }^{\star}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Thin QFN $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ |
| MAX8716ETG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Thin QFN $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ |
| MAX8717ETI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |
| MAX8717ETI ${ }^{\star}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |
| MAX8757ETI+ ${ }^{*}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |

*Future product-contact factory for availability.
+Denotes lead-free package.


# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

ABSOLUTE MAXIMUM RATINGS (Note 1)<br>$V_{D D}, V_{C C}, ~ C S L 1, ~ C S H 1, ~ C S L 2, ~ C S H 2 ~ t o ~ A G N D ~ . . . . . .-0.3 V ~ t o ~+6 V ~$ ON1, ON2, SKIP1, SKIP2, PGOOD1,<br>PGOOD2 to AGND<br>-0.3V to +6V<br>FB1, FB2, ILIM1, ILIM2, FSEL to AGND ...................-0.3V to +6V<br>REF to AGND.<br>.-0.3V to (VCC + 0.3V)<br>BST1, BST2 to AGND<br>-0.3 V to +36 V<br>LX1 to BST1<br>$\qquad$ .-6 V to +0.3 V<br>LX2 to BST2.<br>-6 V to +0.3 V<br>DH1 to LX1<br>0.3 V to $\left(\mathrm{V}_{\mathrm{BST} 1}+0.3 \mathrm{~V}\right)$<br>DH2 to LX2<br>-0.3 V to (VBT2 +0.3 V )<br>DL1, DL2 to PGND ......................................-. 0.3 V to (VDD +0.3 V )<br>AGND to PGND.<br>0.3 V to +0.3 V<br>REF Short Circuit to AGND.<br>$\qquad$<br>REF Current .Continuous

Note 1: For the 24-pin TQFN version, AGND and PGND refer to a single pin designated GND.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{FSEL}=\mathrm{REF}, \overline{\mathrm{SKIP}}=0, \mathrm{~V}_{\mathrm{ON}}=\mathrm{V}_{\mathrm{ILIM}}^{-}=\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLIES |  |  |  |  |  |  |  |
| Input Voltage Range | VIN |  |  |  |  | 26 | V |
|  | VBIAS | $V_{C C}, V_{\text {DD }}$ |  | 4.5 |  | 5.5 |  |
| VCC Undervoltage-Lockout Threshold | VuvLo | 200mV typical hysteresis | $V_{C C}$ rising | 3.9 | 4.15 | 4.4 | V |
|  |  |  | VCC falling | 3.7 | 3.95 | 4.2 |  |
| Quiescent Supply Current (VCC) | IcC | CSL_ and FB_ forced above their regulation points |  |  | 0.8 | 1.3 | mA |
| Quiescent Supply Current (VDD) | IDD | CSL_ and FB_forced above their regulation points |  |  | <1 | 5 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VCC) |  | ON1 = ON2 = GND |  |  | <1 | 5 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VDD) |  | ON1 = ON2 = GND |  |  | <1 | 5 | $\mu \mathrm{A}$ |
| MAIN SMPS CONTROLLERS |  |  |  |  |  |  |  |
| PWM1 Output Voltage in Fixed Mode | Vout1 | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V} \text { to } 26 \mathrm{~V}, \overline{\text { SKIP1 }}=\mathrm{V}_{\mathrm{CC}},$ zero to full load (Note 2) |  | 3.265 | 3.30 | 3.365 | V |
| PWM2 Output Voltage in Fixed Mode | Vout2 | $\text { VIN }=6 \mathrm{~V} \text { to } 26 \mathrm{~V}, \overline{\text { SKIP2 }}=\mathrm{V} \mathrm{CC},$zero to full load (Note 2) |  | 4.94 | 5.00 | 5.09 | V |
| Feedback Voltage in Adjustable | $V_{\text {FB }}$ | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 26 V , FB1 or FB2, duty factor $=20 \%$ to $80 \%$ |  | 0.990 | 1.005 | 1.020 | V |
| Mode (Note 2) | FB_ | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 26 V , FB1 or FB2, duty factor $=50 \%$ |  | 0.995 | 1.005 | 1.015 |  |
| Output-Voltage Adjust Range |  | Either SMPS |  | 1.0 |  | 5.5 | V |
| FB1, FB2 Fixed-Mode Threshold Voltage |  | Dual-mode comparator |  | 1.9 |  | 2.1 | V |
| Feedback Input Leakage Current |  | FB1 $=1.1 \mathrm{~V}, \mathrm{FB} 2=1.1 \mathrm{~V}$ |  | -0.1 |  | +0.1 | $\mu \mathrm{A}$ |
| DC Load Regulation |  | Either SMPS, $\overline{\text { SKIP_ }}=\mathrm{V}_{\mathrm{CC}}$, zero to full load |  |  | -0.1 |  | \% |

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V}_{I N}=12 \mathrm{~V}$, FSEL $=$ REF, $\overline{S K I P_{-}}=0, \mathrm{~V}_{O N_{-}}=\mathrm{V}_{I L I} M_{-}=\mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line-Regulation Error |  | Either SMPS, 4V < VIN < 26V |  | 0.03 |  |  | \%/V |
| FB_ Input Bias Current | IfB_ | $\mathrm{V}_{\text {FB_ }}=0$ to 5.5 V |  | -0.1 |  | +0.1 | $\mu \mathrm{A}$ |
| Operating Frequency | fosc | FSEL = GND |  | 170 | 200 | 230 | kHz |
|  |  | FSEL = REF (Note 3) |  | 270 | 300 | 330 |  |
|  |  | FSEL $=$ VCC |  | 425 | 500 | 575 |  |
| Maximum Duty Factor | Dmax | FSEL = GND |  | 97.5 | 99 |  | \% |
|  |  | FSEL = REF (Note 3) |  | 97.5 | 99 |  |  |
|  |  | FSEL $=$ VCC |  | 97.5 | 99 |  |  |
| Minimum On-Time | ton(MIN) | (Note 4) |  |  |  | 200 | ns |
| SMPS1 to SMPS2 Phase Shift |  | SMPS2 starts after SMPS1 |  | 40 |  |  | \% |
|  |  |  |  | 144 |  |  | Degrees |
| Soft-Start Ramp Time | tSSTART | Measured from the rising edge of ON_ to full scale, REF $=2 \mathrm{~V}$ |  | 2 |  |  | ms |
| Soft-Stop Ramp Time | tSSTOP | Measured from the falling edge of $O N$ _ to full scale |  | 4 |  |  | ms |
| CURRENT LIMIT |  |  |  |  |  |  |  |
| ILIM_ Adjustment Range |  |  |  | 0.5 |  | VREF | V |
| Current-Limit Threshold (Fixed) | VLIMIT_ | VCSH_ - VCSL_, ILIM | VCC (Note 3) | 45 | 50 | 55 | mV |
| Current-Limit Threshold (Adjustable) | VLIMIT_ | VCSH_ - VCSL | $\mathrm{V}_{\text {IIIM }}=2.00 \mathrm{~V}$ | 190 | 200 | 210 | mV |
|  |  |  | VIIIM_ $=1.00 \mathrm{~V}$ | 94 | 100 | 106 |  |
| Current-Limit Threshold (Negative) | $\mathrm{V}_{\text {NEG }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CSH}}^{-} \end{aligned}-\mathrm{V}_{\mathrm{CSL}}^{-}, \overline{\text { SKIP_ }}=\mathrm{ILIM}=\mathrm{V}_{\mathrm{CC}}$ |  | -67 | -60 | -53 | mV |
|  |  | $\mathrm{V}_{\mathrm{CSH}}^{-},-\mathrm{V}_{\mathrm{CSL}}, \overline{\mathrm{SKIP}}=\mathrm{V}_{\mathrm{CC}}$, adjustable mode, percent of current limit |  | -120 |  |  | \% |
| Current-Limit Threshold (Zero Crossing) | VZX | $\mathrm{V}_{\text {CSH_ }}-\mathrm{V}_{\text {CSL }}, \overline{\text { SKIP }}$ - $=$ GND or REF |  |  | 3 |  | mV |
| Idle Mode ${ }^{\text {TM }}$ Threshold | VIDLE | $\begin{aligned} & \mathrm{VCSH}_{-}-\mathrm{VCSL}_{-}, \\ & \mathrm{SKIP}_{-}=\text {GND } \end{aligned}$ | ILIM_ = VCC (Note 3) | 6 | 10 | 14 | mV |
|  |  |  | With respect to current-limit threshold | 20 |  |  | \% |
| Low-Noise Mode Threshold | VLN | $\begin{aligned} & \mathrm{V}_{\text {CSH }}^{-} \end{aligned}-\mathrm{VCSL}_{\mathrm{CL}}-\mathrm{SKIP}_{-}=\mathrm{REF}$ | ILIM_ = VCC ( Note 3) | 2.5 | 5 | 7.5 | mV |
|  |  |  | With respect to current-limit threshold | 10 |  |  | \% |
| ILIM_ Leakage Current |  |  |  |  |  | 0.1 | $\mu \mathrm{A}$ |
| REFERENCE (REF) |  |  |  |  |  |  |  |
| Reference Voltage | $V_{\text {REF }}$ | $\begin{aligned} & \mathrm{V} \mathrm{VC}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \text { IREF }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | 1.985 | 2.00 | 2.015 | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.98 | 2.00 | 2.02 |  |

Idle Mode is a trademark of Maxim Integrated Products, Inc.

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

ELECTRICAL CHARACTERISTICS (continued)
(Circuit of Figure 1, $\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{FSEL}=\mathrm{REF}, \overline{S K I P_{-}}=0, \mathrm{~V}_{\mathrm{ON}}=\mathrm{V}_{I L I M}=\mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Load Regulation | $\Delta V_{\text {REF }}$ | IREF $=0 \mu \mathrm{~A}$ to $50 \mu \mathrm{~A}$ |  |  |  | 10 | mV |
| Reference Sink Current |  |  |  | 10 |  |  | $\mu \mathrm{A}$ |
| REF Lockout Voltage | $V_{\text {REF }}$ (UVLO) | Rising edge, hysteresis $=50 \mathrm{mV}$ |  |  | 1.8 |  | V |
| FAULT DETECTION |  |  |  |  |  |  |  |
| Output Overvoltage Trip Threshold |  | MAX8716/MAX8717 only |  | 11 | 15 | 19 | \% |
| Output Overvoltage FaultPropagation Delay | tovp | 50mV overdrive, MAX8716/MAX8717 only |  |  | 10 |  | $\mu \mathrm{s}$ |
| Output Undervoltage-Protection Trip Threshold |  | With respect to error-comparator threshold |  | 65 | 70 | 75 | \% |
| Output Undervoltage FaultPropagation Delay | tuvp | 50mV overdrive |  |  | 10 |  | $\mu \mathrm{s}$ |
| Output Undervoltage-Protection Blanking Time | tblank | From rising edge of ON_ |  | 6144 |  |  | 1/fosc |
| PGOOD_Lower Trip Threshold |  | With respect to error-comparator threshold, hysteresis = 1\% |  | -12.5 | -10 | -8.0 | \% |
| PGOOD_Propagation Delay | tPGOOD_ | Falling edge, 50 mV overdrive |  |  | 10 |  | $\mu \mathrm{s}$ |
| PGOOD_ Output Low Voltage |  | ISINK $=4 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| PGOOD_Leakage Current | IPGOOD_ | High state, PGOOD_forced to 5.5 V |  |  |  | 1 | $\mu \mathrm{A}$ |
| Thermal-Shutdown Threshold | TSHDN | Hysteresis $=15^{\circ} \mathrm{C}$ |  |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| GATE DRIVERS |  |  |  |  |  |  |  |
| DH_ Gate-Driver On-Resistance | RDH | BST_ - LX_ forced to | 5V (Note 5) |  | 1.5 | 5 | $\Omega$ |
| DL_ Gate-Driver On-Resistance | RDL | DL_, high state (Note 5) |  |  | 1.7 | 5 | $\Omega$ |
|  |  | DL_, low state (Note 5) |  |  | 0.6 | 3 |  |
| DH_Gate-Driver Source/Sink Current | IDH | ```DH_ forced to 2.5V, BST_ - LX_ forced to 5V``` |  |  | 2 |  | A |
| DL_ Gate-Driver Source Current | IDL (SOURCE) | DL_ forced to 2.5 V |  |  | 1.7 |  | A |
| DL_ Gate-Driver Sink Current | IDL (SINK) | DL_ forced to 2.5 V |  |  | 3.3 |  | A |
| Dead Time | tDEAD | DL_ rising |  |  | 35 |  | ns |
|  |  | DH_rising |  | 26 |  |  |  |
| LX_, BST_ Leakage Current |  | $\mathrm{V}_{\text {BST- }}=\mathrm{V}_{\text {LX_ }}=26 \mathrm{~V}$ |  |  | <2 | 20 | $\mu \mathrm{A}$ |
| INPUTS AND OUTPUTS |  |  |  |  |  |  |  |
| Logic Input Current |  | ON1, ON2 |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| ON_ Input Voltage |  | Rising edge, hysteresis $=225 \mathrm{mV}$ |  | 1.2 | 1.7 | 2.2 | V |
| Tri-Level Input Logic |  | $\overline{\text { SKIP1 }}$, $\overline{\text { SKIP2}}$, FSEL | High | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 0.2 \\ \hline \end{gathered}$ |  |  | V |
|  |  |  | REF | 1.7 |  | 2.3 |  |
|  |  |  | GND |  |  | 0.5 |  |

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V}_{I N}=12 \mathrm{~V}$, FSEL $=$ REF, $\overline{S K I P_{-}}=0, \mathrm{~V}_{O N_{-}}=\mathrm{V}_{I L I} M_{-}=\mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current |  | SKIP1, SKIP2, FSEL, OV, or VCC | -3 |  | +3 | $\mu \mathrm{A}$ |
| Input Leakage Current |  | ILIM1, ILIM2, OV, or VCC | -0.1 |  | +0.1 | $\mu \mathrm{A}$ |
| Input Leakage Current |  | $\mathrm{CSH}_{-}$, OV, or V VDD | -0.1 |  | +0.1 | $\mu \mathrm{A}$ |
| Input Bias Current |  | CSL_, OV, or VDD |  | 25 | 50 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{FSEL}=$ REF, $\overline{S K I P_{-}}=0, \mathrm{~V}_{O N_{-}}=\mathrm{V}_{\mathrm{ILIM}}^{-}=\mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5} \mathbf{5}^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 6)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLIES |  |  |  |  |  |  |
| Input Voltage Range | VIN |  |  |  | 26 | V |
|  | VBIAS | $V_{C C}, V_{\text {DD }}$ | 4.5 |  | 5.5 |  |
| Quiescent Supply Current (VCC) | IcC | CSL_ and FB_ forced above their regulation points |  |  | 1.3 | mA |
| Quiescent Supply Current (VDD) | IDD | CSL_ and FB_ forced above their regulation points |  |  | 5 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VCC) |  | ON1 = ON2 = GND |  |  | 5 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VDD) |  | ON1 = ON2 = GND |  |  | 5 | $\mu \mathrm{A}$ |
| MAIN SMPS CONTROLLERS |  |  |  |  |  |  |
| PWM1 Output Voltage in Fixed Mode | Vout1 | $\begin{aligned} & \text { VIN }=6 \text { V to } 26 \mathrm{~V}, \overline{\text { SKIP1 }}=\mathrm{V}_{\mathrm{CC}}, \\ & \text { zero to full load (Note 1) } \end{aligned}$ | 3.255 |  | 3.375 | V |
| PWM2 Output Voltage in Fixed Mode | Vout2 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V} \text { to } 26 \mathrm{~V}, \overline{\mathrm{SKIP2}}=\mathrm{V}_{\mathrm{CC}}, \\ & \text { zero to full load }(\text { Note 1) } \end{aligned}$ | 4.925 |  | 5.105 | V |
| Feedback Voltage in Adjustable Mode | $\mathrm{VFB}_{-}$ | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 26V, FB1 or FB2, duty factor $=20 \%$ to $80 \%$ (Note 1) | 0.987 |  | 1.023 | V |
| Output Voltage Adjust Range |  | Either SMPS | 1.0 |  | 5.5 | V |
| FB1, FB2 Fixed-Mode Threshold Voltage |  | Dual-mode comparator | 1.9 |  | 2.1 | V |
| Operating Frequency | fosc | FSEL = GND | 170 |  | 230 | kHz |
|  |  | FSEL = REF (Note 3) | 270 |  | 330 |  |
|  |  | FSEL $=$ VCC | 425 |  | 575 |  |
| Maximum Duty Factor | Dmax | FSEL = GND | 97.5 |  |  | \% |
|  |  | FSEL = REF (Note 3) | 97.5 |  |  |  |
|  |  | FSEL $=$ VCC | 97.5 |  |  |  |
| Minimum On-Time | ton(MIN) | (Note 4) |  |  | 200 | ns |
| CURRENT LIMIT |  |  |  |  |  |  |
| ILIM_Adjustment Range |  |  | 0.5 |  | $V_{\text {REF }}$ | V |

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{FSEL}=\mathrm{REF}, \overline{\operatorname{SKIP}}=0, \mathrm{~V}_{\mathrm{ON}}=\mathrm{V}_{\mathrm{ILI}} \mathrm{M}_{-}=\mathrm{V}_{C C}=\mathrm{V}_{D D}=5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5 ^ { \circ }} \mathbf{C}$, unless otherwise noted.) (Note 6)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current-Limit Threshold (Fixed) | VLIMIT- | VCSH_ - VCSL_, ILIM_ = VCC (Note 3) |  | 44 | 56 | mV |
| Current-Limit Threshold (Adjustable) | VLIMIT_ | VCSH_ - VCSL | $\mathrm{V}_{\text {IIIM }}=2.00 \mathrm{~V}$ | 188 | 212 | mV |
|  |  |  | $\mathrm{V}_{\text {IIIM }}=1.00 \mathrm{~V}$ | 93 | 107 |  |
| REFERENCE (REF) |  |  |  |  |  |  |
| Reference Voltage | VREF | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5V, $\mathrm{I} \mathrm{REF}=0$ |  | 1.98 | 2.02 | V |
| FAULT DETECTION |  |  |  |  |  |  |
| Output Overvoltage Trip Threshold |  | MAX8716/MAX8717 only |  | 11 | 19 | \% |
| Output Undervoltage-Protection Trip Threshold |  | With respect to error-comparator threshold |  | 65 | 75 | \% |
| PGOOD_Lower Trip Threshold |  | With respect to error-comparator threshold, hysteresis = 1\% |  | -12.5 | -8.0 | \% |
| PGOOD_ Output Low Voltage |  | ISINK $=4 \mathrm{~mA}$ |  |  | 0.4 | V |
| GATE DRIVERS |  |  |  |  |  |  |
| DH_ Gate-Driver On-Resistance | RDH | BST_- LX_ forced to 5V (Note 5) |  |  | 5 | $\Omega$ |
| DL_ Gate Driver On-Resistance | RDL | DL_, high state (Note 5) |  |  | 5 | $\Omega$ |
|  |  | DL_, low state (Note 5) |  |  | 3 |  |
| INPUTS AND OUTPUTS |  |  |  |  |  |  |
| ON_ Input Voltage |  | Rising edge, hysteresis = 225mV |  | 1.2 | 2.2 | V |
| Three-Level Input Logic |  | $\overline{\text { SKIP1 }}$, $\overline{\text { SKIP2 }}$, FSEL | High | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 0.2 \end{gathered}$ |  | V |
|  |  |  | REF | 1.7 | 2.3 |  |
|  |  |  | GND |  | 0.5 |  |

Note 2: When the inductor is in continuous conduction, the output voltage will have a DC regulation level lower than the error-comparator threshold by $50 \%$ of the ripple. In discontinuous conduction, the output voltage will have a DC regulation level higher than the error-comparator threshold by $50 \%$ of the ripple.
Note 3: Default setting for the MAX8716.
Note 4: Specifications are guaranteed by design, not production tested.
Note 5: Production testing limitations due to package handling require relaxed maximum on-resistance specifications for the thin QFN package.
Note 6: Specifications from $0^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

## Typical Operating Characteristics

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{FSEL}=\mathrm{REF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{FSEL}=\mathrm{REF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


OUT2 IDLE-MODE CURRENT
vs. INPUT VOLTAGE



NO-LOAD SUPPLY CURRENT vs. INPUT VOLTAGE (FORCED-PWM MODE)


OUT2 SWITCHING FREQUENCY
vs. LOAD CURRENT



5V OUTPUT VOLTAGE vs. INPUT VOLTAGE


OUT2 DROPOUT VOLTAGE
vs. LOAD CURRENT


## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{FSEL}=\mathrm{REF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{FSEL}=\mathrm{REF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

Pin Description

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX8716 | MAX8717/ <br> MAX8757 |  |  |

# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX8716 | MAX8717/ MAX8757 |  |  |
| 14 | 16 | DL2 | Low-Side Gate-Driver Output for SMPS2. DL2 swings from PGND to VDD. |
| 15 | 17 | VDD | Supply Voltage Input for the DL_ Gate Drivers. Connect to a 5V supply. |
| 16 | - | GND | Power and Analog Ground. Connect backside pad to GND. |
| - | 18 | PGND | Power Ground |
| - | 19 | AGND | Analog Ground. Connect backside pad to AGND. |
| 17 | 20 | DL1 | Low-Side Gate-Driver Output for SMPS1. DL1 swings from PGND to VDD. |
| 18 | 21 | LX1 | Inductor Connection for SMPS1. Connect LX1 to the switched side of the inductor. LX1 is the lower supply rail for the DH 1 high-side gate driver. |
| 19 | 22 | DH1 | High-Side Gate-Driver Output for SMPS1. DH1 swings from LX1 to BST1. |
| 20 | 23 | BST1 | Boost Flying Capacitor Connection for SMPS1. Connect to an external capacitor and diode as shown in Figure 1. An optional resistor in series with BST1 allows the DH1 turnon current to be adjusted. |
| 21 | 24 | CSH1 | Positive Current-Sense Input for SMPS1. Connect to the positive terminal of the currentsense element. Figure 8 describes two different current-sensing options. |
| 22 | 25 | CSL1 | Negative Current-Sense Input for SMPS1. Connect to the negative terminal of the current-sense element. Figure 8 describes two different current-sensing options. |
| 23 | 26 | FB1 | Feedback Input for SMPS1. Connect FB1 to VCC for fixed 3.3V output. In adjustable mode, FB1 regulates to 1 V . |
| 24 | 27 | PGOOD1 | SMPS1 Open-Drain Power-Good Output. PGOOD1 is low when SMPS1 is more than 10\% below its regulation threshold, during soft-start, and in shutdown. |
| - | 28 | ILIM1 | SMPS1 Peak Current-Limit Threshold Adjustment. Connect ILIM1 to VCC to enable the default 50 mV current-limit threshold. In adjustable mode, the current-limit threshold across CSH1 and CSL1 is precisely $1 / 10$ th the voltage seen at ILIM1 over a 500 mV to 2.0 V range. The logic threshold for switchover to the 50 mV default value is approximately $\mathrm{V}_{\mathrm{CC}}-1 \mathrm{~V}$. |

## Detailed Description

The MAX8716/MAX8717/MAX8757 Standard Application Circuit (Figure 1) generates the 5V/5A and 3.3V/5A typical of the main supplies in notebook computers. The input supply range is 6 V to 24 V . See Table 1 for component selections, while Table 2 lists the component manufacturers.
The MAX8716/MAX8717/MAX8757 contain two interleaved fixed-frequency, step-down controllers designed for low-voltage power supplies. The optimal interleaved architecture guarantees out-of-phase operation, which reduces the input capacitor ripple.

## SMPS 5V Bias Supply (Vcc and VDD)

 The MAX8716/MAX8717/MAX8757 switch-mode power supplies (SMPS) require a 5 V bias supply in addition to the high-power input supply (battery or AC adapter). $V_{D D}$ is the power rail for the MOSFET gate drive, and $V_{C C}$ is the power rail for the IC. Connect the external 4.5 V to 5.5 V supply directly to $\mathrm{V}_{\mathrm{DD}}$ and connect $\mathrm{V}_{\mathrm{DD}}$ to $V_{C C}$ through an RC filter, as shown in Figure 1. The maximum supply current required is:$$
\begin{aligned}
\mathrm{I}_{\mathrm{BIAS}}= & \mathrm{ICC}+\mathrm{fSW}\left(\mathrm{QG}^{2}(\mathrm{NL} 1)+\mathrm{QG} 1^{(\mathrm{NH} 1)}+\mathrm{QG} 2(\mathrm{NL} 2)+\right. \\
& \mathrm{QG} 2(\mathrm{NH} 2))=1.3 \mathrm{~mA} \text { to } 40 \mathrm{~mA}
\end{aligned}
$$

where ICC is 1.3 mA , fsw is the switching frequency, and QG_ $_{-}$are the MOSFET data sheet's total gatecharge specification limits at V GS $=5 \mathrm{~V}$.

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers



Figure 1. Standard Application Circuit

# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

Table 1. Component Selection for Standard Applications

| COMPONENT | 5A/300kHz | 5A/500kHz |
| :---: | :---: | :---: |
| Input Voltage | VIN $=7 \mathrm{~V}$ to 24 V | VIN $=7 \mathrm{~V}$ to $\mathbf{2 4 V}$ |
| CIN Input Capacitor | (2) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ <br> Taiyo Yuden TMK432BJ106KM | (2) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ <br> Taiyo Yuden TMK432BJ106KM |
| Cout1, Output Capacitor for 3.3V Output | $220 \mu \mathrm{~F}, 4 \mathrm{~V}, 25 \mathrm{~m} \Omega$ low-ESR capacitor Sanyo 4TPE220M | 150 $\mathrm{F}, 4 \mathrm{~V}, 25 \mathrm{~m} \Omega$ low-ESR capacitor Sanyo 4TPE150M |
| Cout2, Output Capacitor for 5V Output | 150 FF, 6.3V, $25 \mathrm{~m} \Omega$ low-ESR capacitor Sanyo 6TPE150M | 100 HF , $6.3 \mathrm{~V}, 25 \mathrm{~m} \Omega$ low-ESR capacitor Sanyo 6TPE100M |
| NH_ High-Side MOSFET | Fairchild Semiconductor FDS6612A, International Rectifier IRF7807V | Fairchild Semiconductor FDS6612A, International Rectifier IRF7807V |
| NL_ Low-Side MOSFET | Fairchild Semiconductor FDS6670S, International Rectifier IRF7807VD1 | Fairchild Semiconductor FDS6670S, International Rectifier IRF7807VD1 |
| DL_Schottky Rectifier (If Needed) | Nihon EC21QS03L $2 \mathrm{~A}, 30 \mathrm{~V}, 0.45 \mathrm{~V}_{f}$ | Nihon EC21QS03L $2 \mathrm{~A}, 30 \mathrm{~V}, 0.45 \mathrm{~V}_{\mathrm{f}}$ |
| L_ Inductor | $5.7 \mu \mathrm{H}$ <br> Sumida CDEP105-5R7NC | $3.9 \mu \mathrm{H}$ <br> Sumida CDRH124-3R9NC |
| RSENSE_ | $7 \mathrm{~m} \Omega \pm 1 \%, 0.5 \mathrm{~W}$ resistor IRC LR2010-01-R007F or Dale WSL-2010-R007F | $7 \mathrm{~m} \Omega \pm 1 \%, 0.5 \mathrm{~W}$ resistor IRC LR2010-01-R007F or Dale WSL-2010-R007F |

## Reference (REF)

The 2 V reference is accurate to $\pm 1.5 \%$ over temperature and load, making REF useful as a precision system reference. Bypass REF to GND with a $0.1 \mu \mathrm{~F}$ or greater ceramic capacitor. The reference sources up to $50 \mu \mathrm{~A}$ and sinks 10нA to support external loads.

## SMPS Detailed Description

Power-on reset (POR) occurs when VCC rises above approximately 2 V , resetting the undervoltage, overvoltage, and thermal-shutdown fault latches. The POR circuit also ensures that the low-side drivers are driven high until the SMPS controllers are activated. The Vcc input undervoltage-lockout (UVLO) circuitry inhibits switching if $\mathrm{V}_{\mathrm{Cc}}$ is below the Vcc UVLO threshold.
An internal soft-start gradually increases the regulation voltage during startup to reduce the input surge currents (see the soft-start waveforms in the Typical Operating Characteristics).

SMPS Enable Controls (ON1, ON2)
ON1 and ON2 provide independent control of output soft-start and soft-shutdown. This allows flexible control of startup and shutdown sequencing. The outputs can be started simultaneously, sequentially, or independently. To provide sequential startup, connect

Table 2. Component Suppliers

| SUPPLIER | WEBSITE |
| :--- | :--- |
| AVX | www.avx.com |
| Central Semiconductor | www.centralsemi.com |
| Coilcraft | www.coilcraft.com |
| Coiltronics | www.coiltronics.com |
| Fairchild Semiconductor | www.fairchildsemi.com |
| International Rectifier | www.irf.com |
| Kemet | www.kemet.com |
| Panasonic | www.panasonic.com/industrial |
| Sanyo | www.secc.co.jp |
| Sumida | www.sumida.com |
| Taiyo Yuden | www.t-yuden.com |
| TDK | www.component.tdk.com |
| TOKO | www.tokoam.com |
| Vishay (Dale, Siliconix) | www.vishay.com |

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers



Figure 2. Functional Diagram

ON_ of one regulator to PGOOD_ of the other. For example, with ON1 connected to PGOOD2, OUT1 softstarts after OUT2 is in regulation. Drive ON_ low to clear the overvoltage, undervoltage, and thermal fault latches.

## Soft-Start and Soft-Shutdown

Soft-start begins when ON_ is driven high and REF is in regulation. During soft-start, the output is ramped up from OV to the final set voltage in 2 ms . This reduces inrush current and provides a predictable ramp-up time for power sequencing.
Soft-shutdown begins after ON_ goes low, an output undervoltage fault occurs, or a thermal fault occurs.

# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

The two outputs are independent. A fault at one output does not trigger shutdown of the other. During softshutdown the output is ramped down to 0 V in 4 ms , reducing negative inductor currents that can cause negative voltages on the output. At the end of soft-shutdown, $\mathrm{DL}_{\mathrm{Z}}$ is driven high until startup is again triggered by a rising edge of $\mathrm{ON}_{\mathrm{N}}$. The reference is turned off when both outputs have been shut down.

Fixed-Frequency, Current-Mode PWM $\begin{array}{r}\text { Controller }\end{array}$ The heart of each current-mode PWM controller is a multi-input, open-loop comparator that sums two signals: the output-voltage error signal with respect to the reference voltage and the slope-compensation ramp (Figure 3). The MAX8716/MAX8717/MAX8757 use a direct-summing configuration, approaching ideal cycle-to-cycle control over the output voltage without a traditional error amplifier and the phase shift associated with it. The MAX8716/MAX8717/MAX8757 use a relatively low loop gain, allowing the use of low-cost output capacitors. The low loop gain results in the $0.1 \%$ typical load-regulation error and helps reduce the output capacitor size and cost by shifting the unity-gain crossover frequency to a lower level.

## Frequency Selection (FSEL)

The FSEL input selects the PWM mode switching frequency. Table 3 shows the switching frequency based on the FSEL connection. High-frequency ( 500 kHz ) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultraportable devices where the load currents are lower. Low-frequency ( 200 kHz ) operation offers the best overall efficiency at the expense of component size and board space.

Forced-PWM Mode
To maintain low-noise fixed-frequency operation, drive SKIP_ high to put the output into forced-PWM mode. This disables the zero-crossing comparator and allows negative inductor current. During forced-PWM mode, the switching frequency remains constant and the noload supply current is typically between 8 mA and 20mA per phase, depending on external MOSFETs and switching frequency.

Light-Load Operation Control ( $\overline{\text { SKIP_) }}$ ) The MAX8716/MAX8717/MAX8757 include SKIP_ inputs that enable the corresponding outputs to operate in discontinuous mode. Connect SKIP_ to GND or REF as shown in Table 4 to enable or disable the zerocrossing comparators of either controller. When the
zero-crossing comparator is enabled, the controller forces DL_ low when the current-sense inputs detect zero inductor current. This keeps the inductor from discharging the output capacitors and forces the controller to skip pulses under light-load conditions to avoid overcharging the output. During skip mode, the $V_{D D}$ current consumption is reduced and efficiency is improved. During low-noise skip mode, the no-load ripple amplitude is two times smaller and the no-load switching frequency is four times higher, although the light-load efficiency is somewhat lower.

## Table 3. FSEL Configuration Table

| FSEL | SWITCHING FREQUENCY (kHz) |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | 500 |
| REF | 300 |
| GND | 200 |

Idle-Mode Current-Sense Threshold When pulse-skipping mode is enabled, the on-time of the step-down controller terminates when the output voltage exceeds the feedback threshold and when the current-sense voltage exceeds the idle-mode currentsense threshold. Under light-load conditions, the ontime duration depends solely on the idle-mode current-sense threshold, which is $20 \%(\overline{\mathrm{SKIP}}=\mathrm{GND}$ ) of the full-load current-limit threshold set by ILIM_, or the low-noise current-sense threshold, which is 10\% (SKIP = REF) of the full-load current-limit threshold set by ILIM_. This forces the controller to source a minimum amount of power with each cycle. To avoid overcharging the output, another on-time cannot begin until output voltage drops below the feedback threshold. Since the zero-crossing comparator prevents the switching regulator from sinking current, the controller must skip pulses. Therefore, the controller regulates the valley of the output ripple under light-load conditions.

Automatic Pulse-Skipping Crossover In skip mode, an inherent automatic switchover to PFM takes place at light loads (Figure 4). This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator senses the inductor current across CSH_ and CSL_. Once VcSH - VcSL_ drops below the 3 mV zero-crossing, current-sense threshold, the comparator forces DL_ low (Figure 3). This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the "critical

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers



Figure 3. PWM-Controller Functional Diagram
conduction" point). The load-current level at which PFM/PWM crossover occurs, ILOAD(SKIP), is determined by:

$$
\operatorname{LLOAD}(S K I P)=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \mathrm{V}_{\text {OUT }}}{2 \mathrm{~V}_{\text {IN }} f_{\mathrm{OSC}}}
$$

The switching waveforms may appear noisy and asynchronous when light loading causes pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency are made by varying the inductance. Generally, low inductance produces a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

Table 4. $\overline{\text { SKIP_ Configuration Table }}$

| $\overline{\text { SKIP }}_{-}$ | MODE | COMMENTS |
| :---: | :---: | :--- |
| VCC | Forced-PWM mode | Fixed-frequency operation. <br> Constant output ripple <br> voltage. <br> Able to source and sink <br> current. |
| GND | Skip mode | High efficiency at light <br> loads. <br> Source-only applications. |
| REF | Low-noise skip mode | Good efficiency at light <br> loads. <br> Two times smaller no-load <br> ripple and 4 times higher <br> frequency compared with <br> skip mode. <br> Source-only applications. |



Figure 4. Pulse-Skipping/Discontinuous Crossover Point

## Table 5. Operating Modes Truth Table

| MODE | CONDITION | COMMENT |
| :---: | :---: | :---: |
| Power-Up | Vcc UVLO | DL_ tracks $\mathrm{V}_{\mathrm{CC}}$ as $\mathrm{V}_{\mathrm{CC}}$ rises from 0 V to +5 V . When ON_ is low, DL_tracks $V_{C C}$ as $V_{C C}$ falls. When $O_{N}$ is high, $D L_{-}$is forced low as $\mathrm{V}_{\mathrm{CC}}$ falls below the 3.95 V (typ) falling UVLO threshold. DL_ is forced high when VCC falls below 1 V (typ). |
| Run | ON1 or ON2 enabled | Normal operation. |
| Output Overvoltage (OVP) Protection | Either output > 115\% of nominal level | When the overvoltage (OV) comparator trips, the faulted side sets the OV latch, forcing PGOOD_ low and DL_ high. The other controller is not affected. <br> The OV latch is cleared by cycling $\mathrm{V}_{\mathrm{Cc}}$ below 1 V or cycling the respective ON_ pin. |
| Output Undervoltage Protection (UVP) | Either output < 70\% of nominal level, UVP is enabled 6144 clock cycles ( $1 / \mathrm{fosc}$ ) after the output is enabled (ON_going high) | When the undervoltage (UV) comparator trips, the faulted side sets the UV latch, forcing PGOOD_ low and initiating the soft-shutdown sequence by pulsing only DL_. DL_ goes high after soft-shutdown. The other controller is not affected. The UV latch is cleared by cycling $\mathrm{V}_{\mathrm{Cc}}$ below 1 V or cycling the respective ON_ pin. |
| Shutdown | ON1 and ON2 are driven low | DL_ stays high after soft-shutdown is completed. All circuitry is shut down. |
| Thermal Shutdown | $\mathrm{T}_{J}>+160^{\circ} \mathrm{C}$ | Exited by POR or cycling ON1 and ON2. DL1 and DL2 remain high. |

coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response (especially at low input-voltage levels).

Output Voltage
DC output accuracy specifications in the Electrical Characteristics refer to the error comparator's threshold. When the inductor continuously conducts, the

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

MAX8716/MAX8717/MAX8757 regulate the peak of the output ripple, so the actual DC output voltage is lower than the slope-compensated trip level by $50 \%$ of the output ripple voltage. For PWM operation (continuous conduction), the output voltage is accurately defined by the following equation:

$$
\mathrm{V}_{\mathrm{OUT}(\mathrm{PWM})}=\mathrm{V}_{\text {NOM }}\left(1-\frac{\mathrm{A}_{\text {SLOPE }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {NOM }}\right)}{\mathrm{V}_{\text {IN }}}\right)-\left(\frac{\mathrm{V}_{\text {RIPPLE }}}{2}\right)
$$

where $\mathrm{V}_{\text {NOM }}$ is the nominal output voltage, ASLOPE equals $1 \%$, and VRIPpLE is the output ripple voltage (VRIPPLE $=$ RESR $\times \Delta$ IINDUCTOR as described in the Output Capacitor Selection section).
In discontinuous conduction (IOUT < ILOAD(SKIP)), the MAX8716/MAX8717/MAX8757 regulate the valley of the output ripple, so the output voltage has a DC regulation level higher than the error-comparator threshold. For PFM operation (discontinuous conduction), the output voltage is approximately defined by the following equation:

$$
\mathrm{V}_{\mathrm{OUT}(\mathrm{PFM})}=\mathrm{V}_{\mathrm{NOM}}+\frac{1}{2}\left(\frac{f_{\mathrm{SW}}}{f_{\mathrm{OSC}}}\right) \operatorname{l}_{\mathrm{IDLE}} \mathrm{R}_{\mathrm{ESR}}
$$

where $\mathrm{V}_{\text {NOM }}$ is the nominal output voltage, fosc is the maximum switching frequency set by the internal oscillator, fSW is the actual switching frequency, and lIDLE is the idle-mode inductor current when pulse skipping.

## Adjustable/Fixed Output Voltages

(Dual-Mode Feedback)
Connect FB1 and FB2 to VCC to enable the fixed SMPS output voltages (3.3V and 5 V , respectively), set by a preset, internal resistive voltage-divider connected between CSL_ and analog ground. See Figure 5. Connect a resistive voltage-divider at FB_ between CSL_ and GND to adjust the respective output voltage between 1 V and 5.5 V . Choose R2 (resistance from FB to AGND) to be approximately $10 \mathrm{k} \Omega$ and solve for R1 (resistance from OUT to FB) using the equation:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{\mathrm{OUT}_{-}}}{\mathrm{V}_{\mathrm{FB}_{-}}}-1\right)
$$

where $\mathrm{V}_{\text {FB }}=1 \mathrm{~V}$ nominal.

## Current-Limit Protection (ILIM_)

The current-limit circuit uses differential current-sense inputs ( $\mathrm{CSH}_{-}$and CSL_) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold, the PWM controller turns off the high-side MOSFET (Figure 3). At the next
rising edge of the internal oscillator, the PWM controller does not initiate a new cycle unless the current-sense signal drops below the current-limit threshold. The actual maximum load current is less than the peak cur-rent-limit threshold by an amount equal to half of the inductor ripple current. Therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle (VOUT / VIN).
In forced-PWM mode, the MAX8716/MAX8717/ MAX8757 also implement a negative current limit to prevent excessive reverse inductor currents when VOUT is sinking current. The negative current-limit threshold is set to approximately $-120 \%$ of the positive current limit and tracks the positive current limit when ILIM is adjusted.
Connect ILIM_ to VCC for the 50 mV default threshold, or adjust the current-limit threshold with an external resis-tor-divider at ILIM_. Use a $2 \mu \mathrm{~A}$ to $20 \mu \mathrm{~A}$ divider current for accuracy and noise immunity. The current-limit threshold adjustment range is from 50 mV to 200 mV . In the adjustable mode, the current-limit threshold voltage equals precisely $1 / 10$ the voltage seen at ILIM_. The logic threshold for switchover to the 50 mV default value is approximately $\mathrm{V}_{\mathrm{CC}}-1 \mathrm{~V}$.
Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the differential current-sense signals seen by CSH_ and CSL_. Place the IC close to the sense resistor with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.

## MOSFET Gate Drivers (DH_, DL_)

The $\mathrm{DH}_{-}$and $\mathrm{DL}_{-}$drivers are optimized for driving moderate-sized high-side, and larger low-side power MOSFETs. This is consistent with the low duty factor seen in notebook applications, where a large VIN Vout differential exists. The high-side gate drivers ( $\mathrm{DH}_{-}$) source and sink 2A, and the low-side gate drivers (DL_) source 1.7A and sink 3.3A. This ensures robust gate drive for high-current applications. The DH_ floating high-side MOSFET drivers are powered by diode-capacitor charge pumps at BST_ (Figure 6) while the DL_ synchronous-rectifier drivers are powered directly by the external 5V supply (VDD).
Adaptive dead-time circuits monitor the $\mathrm{DL}_{-}$and $\mathrm{DH}_{-}$ drivers and prevent either FET from turning on until the other is fully off. The adaptive driver dead-time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be a low-resistance, low-inductance path from the $\mathrm{DL}_{-}$and $\mathrm{DH}_{\mathbf{\prime}}$ drivers to the MOSFET

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers



Figure 5. Dual-Mode Feedback Decoder
gates for the adaptive dead-time circuits to work properly; otherwise, the sense circuitry in the MAX8716/ MAX8717/MAX8757 interprets the MOSFET gates as "off" while charge actually remains. Use very short, wide traces ( 50 mils to 100 mils wide if the MOSFET is 1in from the driver).
The internal pulldown transistor that drives DL_ low is robust, with a $0.6 \Omega$ (typ) on-resistance. This helps prevent DL_ from being pulled up due to capacitive coupling from the drain to the gate of the low-side MOSFETs when the inductor node (LX_) quickly switches from ground to VIN. Applications with high input voltages and long inductive driver traces may require additional gate-to-source capacitance to ensure fast-rising LX_ edges do not pull up the low-side MOSFETs gate, causing shoot-through currents. The capacitive coupling between LX_ and DL_ created by the MOSFET's gate-todrain capacitance (CRSS), gate-to-source capacitance (CISS - CRSS), and additional board parasitics should not exceed the following minimum threshold:

$$
\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}>\mathrm{V}_{\mathrm{IN}}\left(\frac{\mathrm{C}_{\mathrm{RSS}}}{\mathrm{C}_{\mathrm{ISS}}}\right)
$$

Variation of the threshold voltage may cause problems in marginal designs. Alternatively, adding a resistor less than $10 \Omega$ in series with BST_ may remedy the problem by increasing the turn-on time of the high-side MOSFET without degrading the turn-off time (Figure 6).

(RBST) $)^{*}$ OPTIONAL—THE RESISTOR LOWERS EMI BY DECREASING THE SWITCHING-NODE RISE TIME.
(CNL)* OPTIONAL—THE CAPACITOR REDUCES LX TO DL CAPACITVE COUPLING THAT CAN CAUSE SHOOT-THROUGH CURRENTS.

Figure 6. Optional Gate-Driver Circuitry
Power-Good Output (PGOOD_)
PGOOD_ is the open-drain output of a comparator that continuously monitors each SMPS output voltage for overvoltage and undervoltage conditions. PGOOD_ is actively held low in shutdown (ON_ = GND), soft-start, and soft-shutdown. Once the analog soft-start terminates, PGOOD_ becomes high impedance as long as the output is above $90 \%$ of the nominal regulation voltage set by FB_. PGOOD_ goes low once the output drops $10 \%$ below its nominal regulation point, an output overvoltage fault occurs, or $\mathrm{ON}_{\mathrm{N}}$ is pulled low. For a logic-level PGOOD_ output voltage, connect an external pullup resistor between PGOOD_ and +5 V or +3.3 V . A 100k $\Omega$ pullup resistor works well in most applications.

## Fault Protection

## Output Overvoltage Protection

(MAX8716/MAX8717 Only)
If the output voltage of either SMPS rises above 115\% of its nominal regulation voltage, the corresponding controller sets its overvoltage fault latch, pulls PGOOD_ low, and forces DL_ high for the corresponding SMPS controller. The other controller is not affected. If the condition that caused the overvoltage persists (such as a shorted high-side MOSFET), the battery fuse will blow. Cycle Vcc below 1 V or toggle ON_ to clear the overvoltage fault latch and restart the SMPS controller.

# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

## Output Undervoltage Protection

If the output voltage of either SMPS falls below $70 \%$ of its regulation voltage, the corresponding controller sets its undervoltage fault latch, pulls PGOOD_ low, and begins soft-shutdown for the corresponding SMPS controller by pulsing DL_. DH_ remains off during the softshutdown sequence initiated by an unvervoltage fault. The other controller is not affected. After soft-shutdown has completed, the MAX8716/MAX8717/MAX8757 force DL_ high and DH_ low. Cycle Vcc below 1V or toggle $\mathrm{ON}_{-}$to clear the undervoltage fault latch and restart the SMPS controller.

VCC POR and UVLO Power-on reset (POR) occurs when VCC rises above approximately 2 V , resetting the fault latch and preparing the PWM for operation. VCC undervoltage-lockout (UVLO) circuitry inhibits switching, forces PGOOD_ low, and forces the DL_ gate drivers low.
If $\mathrm{V}_{C C}$ drops low enough to trip the UVLO comparator while ON_ is high, the MAX8716/MAX8717/MAX8757 immediately force DH_ and DL_ low on both controllers. The output discharges to OV at a rate dependent on the load and the total output capacitance. This prevents negative output voltages, eliminating the need for a Schottky diode to GND at the output.

## Thermal Fault Protection

The MAX8716/MAX8717/MAX8757 feature a thermal fault-protection circuit. When the junction temperature rises above $+160^{\circ} \mathrm{C}$, a thermal sensor sets the fault latches, pulls PGOOD low, and shuts down both SMPS controllers using the soft-shutdown sequence (see the Sort-Start and Soft-Shutdown section). Cycle Vcc below 1V or toggle ON1 and ON2 to clear the fault latches and restart the controllers after the junction temperature cools by $15^{\circ} \mathrm{C}$.

## Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input Voltage Range. The maximum value $(\operatorname{VIN}(\mathrm{MAX}))$ must accommodate the worst-case, high AC-adapter voltage. The minimum value ( $\operatorname{VIN}(M / N)$ ) must account for the lowest battery voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.


Figure 7. Power-Good and Fault Protection

- Maximum Load Current. There are two values to consider. The peak load current (ILOAD(MAX)) determines the instantaneous component stresses and filtering requirements and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (ILOAD) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components.
- Switching Frequency. This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and $\mathrm{V}_{1 \mathrm{~N}^{2}}$. The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- Inductor Operating Point. This choice provides trade-offs between size vs. efficiency and transient response vs. output ripple. Low inductor values provide better transient response and smaller physical size, but also result in lower efficiency and higher output ripple due to increased ripple currents. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values


# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

lower than this grant no further size-reduction benefit. The optimum operating point is usually found between $20 \%$ and $50 \%$ ripple current. When pulseskipping ( $\overline{\text { SKIP }}$ low and light loads), the inductor value also determines the load-current value at which PFM/PWM switchover occurs.

## Inductor Selection

The switching frequency and inductor operating point determine the inductor value as follows:

$$
L=\frac{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {IN }} f_{\text {OSCL LOAD(MAX }} \text { LIR }}
$$

For example: $\operatorname{ILOAD}(\mathrm{MAX})=5 \mathrm{~A}, \mathrm{~V}$ IN $=12 \mathrm{~V}$, VOUT $=5 \mathrm{~V}$, fOSC $=300 \mathrm{kHz}, 30 \%$ ripple current or LIR $=0.3$ :

$$
\mathrm{L}=\frac{5 \mathrm{~V} \times(12 \mathrm{~V}-5 \mathrm{~V})}{12 \mathrm{~V} \times 300 \mathrm{kHz} \times 5 \mathrm{~A} \times 0.3}=6.50 \mu \mathrm{H}
$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Most inductor manufacturers provide inductors in standard values, such as $1.0 \mu \mathrm{H}, 1.5 \mu \mathrm{H}, 2.2 \mu \mathrm{H}, 3.3 \mu \mathrm{H}$, etc. Also look for nonstandard values, which can provide a better compromise in LIR across the input voltage range. If using a swinging inductor (where the no-load inductance decreases linearly with increasing current), evaluate the LIR with properly scaled inductance values. For the selected inductance value, the actual peak-to-peak inductor ripple current ( $\Delta$ IINDUCTOR) is defined by:

$$
\Delta_{\text {INDUCTOR }}=\frac{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {IN }} f_{\text {OSC }}}
$$

Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200 kHz . The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$
\mathrm{I}_{\text {PEAK }}=\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}+\frac{\Delta_{l_{\text {INDUCTOR }}}}{2}
$$

## Transient Response

The inductor ripple current also impacts transientresponse performance, especially at low VIN - Vout differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The total output voltage sag is the sum of the voltage sag while the inductor is ramping up and the voltage sag before the next pulse can occur:

$$
V_{S A G}=\frac{\mathrm{L}\left(\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2}}{2 \mathrm{C}_{\mathrm{OUT}}\left(\mathrm{~V}_{\mathrm{IN}} \times \mathrm{D}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{OUT}}\right)}+\frac{\Delta \mathrm{L}_{\mathrm{LOAD}(\mathrm{MAX})}(\mathrm{T}-\Delta \mathrm{T})}{\mathrm{C}_{\text {OUT }}}
$$

where DMAX is maximum duty factor (see the Electrical Characteristics), $T$ is the switching period ( $1 / \mathrm{fOSC}$ ), and $\Delta T$ equals VOUT / VIN $\times T$ when in PWM mode, or $L \times 0.2$ x IMAX / (VIN - VOUT) when in skip mode. The amount of overshoot during a full-load to no-load transient due to stored inductor energy can be calculated as:

$$
V_{\text {SOAR }} \approx \frac{\left(\Delta L_{\text {LOAD }}(\mathrm{MAX})\right)^{2} \mathrm{~L}}{2 \mathrm{C}_{\text {OUT }} \mathrm{V}_{\text {OUT }}}
$$

Setting the Current Limit
The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. The peak inductor current occurs at ILOAD(MAX) plus half the ripple current; therefore:

$$
\operatorname{limit~}>\operatorname{liOAD}_{\mathrm{LOAX}}+\left(\frac{\Delta_{\mathrm{I}} \text { INDUCTOR }}{}\right)
$$

where ILIMIT_ equals the minimum current-limit threshold voltage divided by the current-sense resistance (RSENSE). For the 50 mV default setting, the minimum current-limit threshold is 50 mV .
Connect ILIM_ to VCC for a default 50 mV current-limit threshold. In adjustable mode, the current-limit threshold is precisely $1 / 10$ the voltage seen at ILIM_. For an adjustable threshold, connect a resistive divider from REF to analog ground (GND) with ILIM_ connected to the center tap. The external 500 mV to 2 V adjustment range corresponds to a 50 mV to 200 mV current-limit threshold. When adjusting the current limit, use $1 \%$ tolerance resistors and a divider current of approximately $10 \mu \mathrm{~A}$ to prevent significant inaccuracy in the currentlimit tolerance.
The current-sense method (Figure 8) and magnitude determines the achievable current-limit accuracy and power loss. Typically, higher current-sense limits provide tighter accuracy, but also dissipate more power. Most applications employ a current-limit threshold (VLIM) of 50 mV to 100 mV , so the sense resistor can be determined by:
RSENSE_ = VLIM_ / ILIM_

For the best current-sense accuracy and overcurrent protection, use a 1\% tolerance current-sense resistor between the inductor and output as shown in Figure 8a.

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers



Figure 8. Current-Sense Configurations

This configuration constantly monitors the inductor current, allowing accurate current-limit protection.
Alternatively, high-power applications that do not require highly accurate current-limit protection may reduce the overall power dissipation by connecting a series RC circuit across the inductor (Figure 8b) with an equivalent time constant:

$$
\frac{L}{R_{L}}=C_{E Q} \times R_{E Q}
$$

where $R_{L}$ is the inductor's series DC resistance. In this configuration, the current-sense resistance equals the inductor's DC resistance (RSENSE = RL). Use the worstcase inductance and $R_{L}$ values provided by the inductor manufacturer, adding some margin for the inductance drop over temperature and load.

## Output Capacitor Selection

The output filter capacitor must have low enough equivalent series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors (see the Output-Capacitor Stability Considerations section), the filter capacitor's ESR dominates the output voltage ripple. So the output capacitor's size depends on the maximum ESR required to meet the output-voltage-ripple (VRIPPLE(P-P)) specifications:

$$
\mathrm{V}_{\mathrm{RIPPLE}}(\mathrm{P}-\mathrm{P})=\text { RESRILOAD(MAX)LIR }
$$

In idle mode, the inductor current becomes discontinuous, with peak currents set by the idle-mode current-

# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

sense threshold (VIDLE $=0.2 \mathrm{~V}$ LIMIT $)$. In idle mode, the no-load output ripple can be determined as follows:

$$
V_{\text {RIPPLE(P-P) }}=\frac{V_{\text {IDLE }} R_{E S R}}{R_{S E N S E}}
$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value (this is true of tantalums, OS-CONs, polymers, and other electrolytics). When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the VSAG and VSOAR equations in the Transient Response section). However, lowcapacity filter capacitors typically have high-ESR zeros that may effect the overall stability (see the OutputCapacitor Stability Considerations section).

## Output-Capacitor Stability Considerations

Stability is determined by the value of the ESR zero relative to the switching frequency. The boundary of instability is given by the following equation:

$$
f_{\mathrm{ESR}} \leq \frac{f_{\mathrm{SW}}}{\pi}
$$

where:

$$
f_{\mathrm{ESR}}=\frac{1}{2 \pi \mathrm{R}_{\mathrm{ESR}} \mathrm{C}_{\mathrm{OUT}}}
$$

For a typical 300 kHz application, the ESR zero frequency must be well below 95 kHz , preferably below 50 kHz . Tantalum and OS-CON capacitors in widespread use at the time of publication have typical ESR zero frequencies of 25 kHz . In the design example used for inductor selection, the ESR needed to support 25 mVP -P ripple is $25 \mathrm{mV} / 1.5 \mathrm{~A}=16.7 \mathrm{~m} \Omega$. One $220 \mu \mathrm{~F} / 4 \mathrm{~V}$ Sanyo polymer (TPE) capacitor provides $15 \mathrm{~m} \Omega$ (max) ESR. This results in a zero at 48 kHz , well within the bounds of stability.
For low input-voltage applications where the duty cycle exceeds $50 \%$ (Vout / VIN $\geq 50 \%$ ), the output ripple voltage should not be greater than twice the internal slope-compensation voltage:

$$
\text { VRIPPLE } \leq 0.02 \times \text { VOUT }
$$

where VRIpple equals $\Delta$ IInductor $\times$ Resr. The worstcase ESR limit occurs when VIN $=2 \times$ VOUT, so the
above equation can be simplified to provide the following boundary condition:

$$
\text { RESR } \leq 0.04 \times L \times f \text { OSC }
$$

Do not put high-value ceramic capacitors directly across the feedback sense point without taking precautions to ensure stability. Large ceramic capacitors can have a high-ESR zero frequency and cause erratic, unstable operation. However, it is easy to add enough series resistance by placing the capacitors a couple of inches downstream from the feedback sense point, which should be as close as possible to the inductor.
Unstable operation manifests itself in two related but distinctly different ways: double-pulsing and fast-feedback loop instability. Double-pulsing occurs due to noise on the output or because the ESR is so low that there is not enough voltage ramp in the output-voltage signal. This "fools" the error comparator into triggering a new cycle immediately after the 400 ns minimum offtime period has expired. Double-pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it can indicate the possible presence of loop instability due to insufficient ESR. Loop instability can result in oscillations at the output after line or load steps. Such perturbations are usually damped, but can cause the output voltage to rise above or fall below the tolerance limits.
The easiest method for checking stability is to apply a very fast zero-to-max load transient and carefully observe the output-voltage-ripple envelope for overshoot and ringing. It can help to simultaneously monitor the inductor current with an AC current probe. Do not allow more than one cycle of ringing after the initial step-response under/overshoot.

## Input Capacitor Selection

The input capacitor must meet the ripple-current requirement (IRMS) imposed by the switching currents. For an out-of-phase regulator, the total RMS current in the input capacitor is a function of the load currents, the input currents, the duty cycles, and the amount of overlap as defined in Figure 9.
The 40/60 optimal interleaved architecture of the MAX8716/MAX8717/MAX8757 allows the input voltage to go as low as 8.3 V before the duty cycles begin to overlap. This offers improved efficiency over a regular $180^{\circ}$ out-of-phase architecture where the duty cycles begin to overlap below 10V. Figure 9 shows the inputcapacitor RMS current vs. input voltage for an application that requires $5 \mathrm{~V} / 5 \mathrm{~A}$ and $3.3 \mathrm{~V} / 5 \mathrm{~A}$. This shows the improvement of the 40/60 optimal interleaving over 50/50 interleaving and in-phase operation.

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

For most applications, nontantalum chemistries (ceramic, aluminum, or OS-CON) are preferred due to their resistance to power-up surge currents typical of systems with a mechanical switch or connector in series with the input. Choose a capacitor that has less than $10^{\circ} \mathrm{C}$ temperature rise at the RMS input current for optimal reliability and lifetime.

## Power MOSFET Selection

 Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability when using high-voltage (>20V) AC adapters. Low-current applications usually require less attention.The high-side MOSFET (NH) must be able to dissipate the resistive losses plus the switching losses at both $\operatorname{Vin}(\mathrm{MIN})$ and $\operatorname{VIN}(\mathrm{MAX})$. Ideally, the losses at $\operatorname{VIN}(\mathrm{MIN})$ should be roughly equal to the losses at $\mathrm{VIN}(\mathrm{MAX})$, with lower losses in between. If the losses at $\operatorname{VIN}(\mathrm{MIN})$ are significantly higher, consider increasing the size of $\mathrm{N}_{\mathrm{H}}$. Conversely, if the losses at $\operatorname{VIN}(M A X)$ are significantly higher, consider reducing the size of NH . If VIN does not vary over a wide range, optimum efficiency is achieved by selecting a high-side MOSFET (NH) that has conduction losses equal to the switching losses.
Choose a low-side MOSFET ( $\mathrm{NL}_{\mathrm{L}}$ ) that has the lowest possible on-resistance (RDS(ON)), comes in a moder-ate-sized package (i.e., 8-pin SO, DPAK, or D²PAK), and is reasonably priced. Ensure that the MAX8716/MAX8717/MAX8757 DL_ gate driver can supply sufficient current to support the gate charge and the current injected into the parasitic drain-to-gate capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction problems may occur. Switching losses are not an issue for the low-side MOSFET since it is a zero-voltage switched device when used in the step-down topology.

## Power MOSFET Dissipation

Worst-case conduction losses occur at the duty-factor extremes. For the high-side MOSFET (NH), the worstcase power dissipation due to resistance occurs at minimum input voltage:

$$
\mathrm{PD}\left(\mathrm{~N}_{\mathrm{H}} \mathrm{RESISTIVE}\right)=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\left(\mathrm{~L}_{\mathrm{LOAD}}\right)^{2} \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}
$$

Generally, use a small high-side MOSFET to reduce switching losses at high input voltages. However, the RDS(ON) required to stay within package power-dissipation limits often limits how small the MOSFET can be.


Figure 9. Input RMS Current

The optimum occurs when the switching losses equal the conduction (RDS(ON)) losses. High-side switching losses do not become an issue until the input is greater than approximately 15 V .
Calculating the power dissipation in high-side MOSFETs (NH) due to switching losses is difficult, since it must allow for difficult-to-quantify factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PC board layout characteristics. The following switching-loss calculation provides only a very rough estimate and is no substitute for breadboard evaluation, preferably including verification using a thermocouple mounted on NH :

$$
\operatorname{PD}\left(N_{H} \operatorname{SWITCHING}\right)=\frac{\left(\mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}\right)^{2} \mathrm{C}_{\text {RSS }} f \text { SWILOAD }}{I_{\mathrm{GATE}}}
$$

# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

where CRSS is the reverse transfer capacitance of $\mathrm{NH}_{\mathrm{H}}$, and IGATE is the peak gate-drive source/sink current (1A typ).
Switching losses in the high-side MOSFET can become a heat problem when maximum AC adapter voltages are applied, due to the squared term in the switchingloss equation ( $\mathrm{C} \times \mathrm{VIN}^{2} \times \mathrm{fsw}$ ). If the high-side MOSFET chosen for adequate $\operatorname{RDS}(\mathrm{ON})$ at low battery voltages becomes extraordinarily hot when subjected to VIN(MAX), consider choosing another MOSFET with lower parasitic capacitance.
For the low-side MOSFET (NL), the worst-case power dissipation always occurs at maximum battery voltage:

$$
\text { PD }\left(N_{L} \text { RESISTIVE }\right)=\left[1-\left(\frac{V_{O U T}}{V_{I N(M A X)}}\right)\right]\left(I_{\text {LOAD }}\right)^{2} R_{D S(O N)}
$$

The absolute worst case for MOSFET power dissipation occurs under heavy-overload conditions that are greater than ILOAD(MAX) but are not high enough to exceed the current limit and cause the fault latch to trip. To protect against this possibility, "overdesign" the circuit to tolerate:

$$
\text { LOAD }=\operatorname{LIMIT}-\left(\frac{\Delta_{\text {INDUCTOR }}}{2}\right)
$$

where ILIMIT is the peak current allowed by the currentlimit circuit, including threshold tolerance and senseresistance variation. The MOSFETs must have a relatively large heatsink to handle the overload power dissipation.
Choose a Schottky diode (DL) with a forward-voltage drop low enough to prevent the low-side MOSFET's body diode from turning on during the dead time. As a general rule, select a diode with a DC current rating equal to $1 / 3$ rd of the load current. This diode is optional and can be removed if efficiency is not critical.

## Boost Capacitors

The boost capacitors (CBST) must be selected large enough to handle the gate-charging requirements of the high-side MOSFETs. Typically, $0.1 \mu \mathrm{~F}$ ceramic capacitors work well for low-power applications driving medium-sized MOSFETs. However, high-current applications driving large, high-side MOSFETs require boost capacitors larger than $0.1 \mu \mathrm{~F}$. For these applications, select the boost capacitors to avoid discharging the capacitor more than 200 mV while charging the highside MOSFETs' gates:

$$
\mathrm{C}_{\mathrm{BST}}=\frac{\mathrm{Q}_{\mathrm{GATE}}}{200 \mathrm{mV}}
$$

where QGATE is the total gate charge specified in the high-side MOSFET's data sheet. For example, assume the FDS6612A $n$-channel MOSFET is used on the high side. According to the manufacturer's data sheet, a single FDS6612A has a maximum gate charge of 13nC (VGS $=5 \mathrm{~V}$ ). Using the above equation, the required boost capacitance would be:

$$
\mathrm{C}_{\mathrm{BST}}=\frac{13 \mathrm{nC}}{100 \mathrm{mV}}=0.065 \mu \mathrm{~F}
$$

Selecting the closest standard value, this example requires a $0.1 \mu \mathrm{~F}$ ceramic capacitor.

## Applications Information

## Duty-Cycle Limits <br> Minimum Input Voltage

The minimum input operating voltage (dropout voltage) is restricted by the maximum duty-cycle specification (see the Electrical Characteristics table). For the best dropout performance, use the slowest switching-frequency setting ( 200 kHz , FSEL = GND). However, keep in mind that the transient performance gets worse as the step-down regulators approach the dropout voltage, so bulk output capacitance must be added (see the voltage sag and soar equations in the Design Procedure section). The absolute point of dropout occurs when the inductor current ramps down during the off-time ( $\triangle$ IDOWN ) as much as it ramps up during the on-time ( $\Delta \mid \cup P$ ). This results in a minimum operating voltage defined by the following equation:

$$
\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}=\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{CHG}}+\mathrm{h}\left(\frac{1}{\mathrm{D}_{\mathrm{MAX}}}-1\right)\left(\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{DIS}}\right)
$$

where $\mathrm{V}_{\mathrm{CHG}}$ and $\mathrm{V}_{\text {DIS }}$ are the parasitic voltage drops in the charge and discharge paths, respectively. A reasonable minimum value for $h$ is 1.5 , while the absolute minimum input voltage is calculated with $h=1$.

## Maximum Input Voltage

The MAX8716/MAX8717/MAX8757 controller includes a minimum on-time specification, which determines the maximum input operating voltage that maintains the selected switching frequency (see the Electrical Characteristics table). Operation above this maximum input voltage results in pulse-skipping operation, regardless of the operating mode selected by SKIP. At the beginning of each cycle, if the output voltage is still

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

above the feedback threshold voltage, the controller does not trigger an on-time pulse, effectively skipping a cycle. This allows the controller to maintain regulation above the maximum input voltage, but forces the controller to effectively operate with a lower switching frequency. This results in an input threshold voltage at which the controller begins to skip pulses (VIN(SKIP)):

$$
\mathrm{V}_{\mathrm{IN}(\mathrm{SKIP})}=\mathrm{V}_{\mathrm{OUT}}\left(\frac{1}{f_{\mathrm{OSC}}{ }^{\mathrm{I} O N(M I N)}}\right)
$$

where fOSC is the switching frequency selected by FSEL.

## PC Board Layout Guidelines

Careful PC board layout is critical to achieving low switching losses and clean, stable operation. The switching power stage requires particular attention (Figure 10). If possible, mount all the power components on the top side of the board, with their ground terminals flush against one another. Follow these guidelines for good PC board layout:

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper PC boards (2oz vs. 1oz) can enhance full-load efficiency by $1 \%$ or more. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single $m \Omega$ of excess trace resistance causes a measurable efficiency penalty.
- Minimize current-sensing errors by connecting $\mathrm{CSH}_{-}$and CSL_ directly across the current-sense resistor (RSENSE_).
- When trade-offs in trace lengths must be made, it is preferable to allow the inductor charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the lowside MOSFET or between the inductor and the output filter capacitor.
- Route high-speed switching nodes (BST_, LX_, DH_, and DL_) away from sensitive analog areas (REF, FB_, $\left.\mathrm{CSH}_{-}, \mathrm{CSL}_{-}\right)$.

1) Layout Procedure
2) Place the power components first, with ground terminals adjacent (NL_ source, CIN, COUT_, and DL_ anode). If possible, make all these connections on the top layer with wide, copper-filled areas.
3) Mount the controller IC adjacent to the low-side MOSFET, preferably on the back side opposite $\mathrm{N}_{\mathrm{L}}$ and $\mathrm{NH}_{-}$to keep LX_, GND, $\mathrm{DH}_{-}$, and the DL_ gatedrive lines short and wide. The DL_ and $\mathrm{DH}_{-}$gate traces must be short and wide ( 50 mils to 100 mils wide if the MOSFET is 1 in from the controller IC) to keep the driver impedance low and for proper adaptive dead-time sensing.
4) Group the gate-drive components (BST_ diode and capacitor and LDO5 bypass capacitor) together near the controller IC.
5) Make the DC-DC controller ground connections as shown in Figures 1 and 10. This diagram can be viewed as having two separate ground planes: power ground, where all the high-power components go; and an analog ground plane for sensitive analog components. The analog ground plane and power ground plane must meet only at a single point directly at the IC.
6) Connect the output power planes directly to the output filter capacitor positive and negative terminals with multiple vias. Place the entire DC-DC converter circuit as close to the load as is practical.

## Chip Information

TRANSISTOR COUNT: 5879
PROCESS: BiCMOS

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers



Figure 10. PC Board Layout Example

## Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# Interleaved High-Efficiency, Dual Power-Supply Controllers for Notebook Computers 

[^0]

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    Package Information (continued)
    (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

